

# Lecture 7: Power

### Outline

- ☐ Power and Energy
- Dynamic Power
- ☐ Static Power

# Power and Energy

- Power is drawn from a voltage source attached to the  $V_{DD}$  pin(s) of a chip.
- $\Box$  Instantaneous Power: P(t) =
- $\Box$  Energy: E =
- $\Box$  Average Power:  $P_{\text{avg}} = 0$

#### Power in Circuit Elements

$$P_{VDD}(t) = I_{DD}(t)V_{DD}$$

$$P_{R}(t) = \frac{V_{R}^{2}(t)}{R} = I_{R}^{2}(t)R$$

$$V_{R} \rightleftharpoons V_{R}$$

$$E_C = \int_0^\infty I(t)V(t)dt = \int_0^\infty C\frac{dV}{dt}V(t)dt$$
$$= C\int_0^{V_C} V(t)dV = \frac{1}{2}CV_C^2$$

$$\overset{+}{\bigvee}_{C} + \overset{+}{\longleftarrow} C \downarrow I_{C} = C \text{ dV/dt}$$


# Charging a Capacitor

- ☐ When the gate output rises
  - Energy stored in capacitor is

$$E_C = \frac{1}{2}C_L V_{DD}^2$$

But energy drawn from the supply is


$$E_{VDD} = \int_{0}^{\infty} I(t) V_{DD} dt = \int_{0}^{\infty} C_{L} \frac{dV}{dt} V_{DD} dt$$
$$= C_{L} V_{DD} \int_{0}^{V_{DD}} dV = C_{L} V_{DD}^{2}$$



- Half the energy from  $V_{DD}$  is dissipated in the pMOS transistor as heat, other half stored in capacitor
- ☐ When the gate output falls
  - Energy in capacitor is dumped to GND
  - Dissipated as heat in the nMOS transistor

# Switching Waveforms

 $\Box$  Example:  $V_{DD} = 1.0 \text{ V}$ ,  $C_1 = 150 \text{ fF}$ , f = 1 GHz




# Switching Power

$$P_{\text{switching}} = \frac{1}{T} \int_{0}^{T} i_{DD}(t) V_{DD} dt$$

$$= \frac{V_{DD}}{T} \int_{0}^{T} i_{DD}(t) dt$$

$$= \frac{V_{DD}}{T} \left[ T f_{\text{sw}} C V_{DD} \right]$$

$$= C V_{DD}^{2} f_{\text{sw}}$$



# **Activity Factor**

- $\Box$  Suppose the system clock frequency = f
- $\Box$  Let  $f_{sw} = \alpha f$ , where  $\alpha =$  activity factor
  - If the signal is a clock,  $\alpha = 1$
  - If the signal switches once per cycle,  $\alpha = \frac{1}{2}$
- ☐ Dynamic power:

$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$

#### **Short Circuit Current**

- When transistors switch, both nMOS and pMOS networks may be momentarily ON at once
- Leads to a blip of "short circuit" current.
- < 10% of dynamic power if rise/fall times are comparable for input and output
- We will generally ignore this component

### Power Dissipation Sources

- - Switching load capacitances
  - Short-circuit current
- $\Box \text{ Static power: } P_{\text{static}} = (I_{\text{sub}} + I_{\text{gate}} + I_{\text{junct}} + I_{\text{contention}})V_{\text{DD}}$ 
  - Subthreshold leakage
  - Gate leakage
  - Junction leakage
  - Contention current

# Dynamic Power Example

- ☐ 1 billion transistor chip
  - 50M logic transistors
    - Average width:  $12 \lambda$
    - Activity factor = 0.1
  - 950M memory transistors
    - Average width:  $4 \lambda$
    - Activity factor = 0.02
  - 1.0 V 65 nm process
  - $-C = 1 \text{ fF/}\mu\text{m} \text{ (gate)} + 0.8 \text{ fF/}\mu\text{m} \text{ (diffusion)}$
- ☐ Estimate dynamic power consumption @ 1 GHz. Neglect wire capacitance and short-circuit current.

#### Solution

$$C_{\text{logic}} = (50 \times 10^6)(12\lambda)(0.025 \mu m / \lambda)(1.8 \, \text{fF} / \mu m) = 27 \, \text{nF}$$

$$C_{\text{mem}} = (950 \times 10^6)(4\lambda)(0.025 \mu m / \lambda)(1.8 \, \text{fF} / \mu m) = 171 \, \text{nF}$$

$$P_{\text{dynamic}} = \left[ 0.1C_{\text{logic}} + 0.02C_{\text{mem}} \right] (1.0)^2 (1.0 \text{ GHz}) = 6.1 \text{ W}$$

### Dynamic Power Reduction

- $\Box P_{\text{switching}} = \alpha C V_{DD}^{2} f$
- Try to minimize:
  - Activity factor
  - Capacitance
  - Supply voltage
  - Frequency

### **Activity Factor Estimation**

Activity factor of a node is the probability that it switches from  $0 \ \text{to} \ 1$ .


- $\square$  Define  $P_i$  to be the probability that node i is 1.
  - $-P_i = 1-P_i$  is the probability that node i is 0.
- $\Box \alpha_i = P_i * P_i$ ; the activity factor of node i, is the probability that the node is 0 on one cycle and 1 on the next
- $\Box$ Completely random data has P = 0.5 and  $\alpha$  = 0.25
- Data propagating through ANDs and ORs has lower activity factor
  - Depends on design, but typically  $\alpha \approx 0.1$

# **Switching Probability**

Gate	P <sub>Y</sub>
AND2	$P_{\mathcal{A}}P_{B}$
AND3	$P_{\mathcal{A}}P_{B}P_{C}$
OR2	$1 - \overline{P}_{A}\overline{P}_{B}$
NAND2	$1 - P_A P_B$
NOR2	$\overline{P}_{\!A}\overline{P}_{\!B}$
XOR2	$P_{\mathcal{A}}\overline{P}_{B} + \overline{P}_{\mathcal{A}}P_{B}$

# Example


- Determine the Activity Factors at each node:
- □A 4-input AND is built out of two levels of gates
- $\Box$ Estimate the activity factor at each node if the inputs have P = 0.5



### Example

Determine the Activity Factors at each node:


- ☐A chain of gates
- $\Box$ Estimate the activity factor at each node if the inputs have P = 0.5



# Example

Determine the Activity Factors at each node:


- $\Box$ A chain of gates
- $\Box$ Estimate the activity factor at each node if the inputs have P = 0.5



7: Pd

# **Clock Gating**

- ☐ The best way to reduce the activity is to turn off the clock to registers in unused blocks
  - Saves clock activity ( $\alpha$  = 1)
  - Eliminates all switching activity in the block
  - Requires determining if block will be used



### Capacitance

- ☐ Gate capacitance
  - Device-Switching capacitance is reduced by
  - -Fewer stages of logic
  - -Small gate sizes
- Wire capacitance
  - -Good floorplanning to keep communicating blocks close to each other
  - Drive long wires with inverters or buffers rather than complex gates

#### **Gate Sizing under a Delay Constraint**

Consider a model to compute the energy of a circuit. If a unit inverter has gate capacitance 3C, then a gate with logical effort g, parasitic delay p, and drive x has gx times as much gate capacitance and px times as much diffusion capacitance. The energy of the entire circuit:


**Energy** = 
$$3CV_{DD}^2 \sum_{i \in nodes} \alpha_i (C_{wire}/3c + p_i x_i + \sum_{j \in fanout(i)} g_j x_j)$$

= 
$$\sum_{i \in \text{nodes}} \alpha_i (c_i + p_i x_i + \sum_{j \in \text{fanout}(i)} g_j x_j)$$


$$=\sum_{i \in nodes} \alpha_i x_i d_i$$

# Voltage / Frequency

- Run each block at the lowest possible voltage and frequency that meets performance requirements
- ☐ Voltage Domains
  - Provide separate supplies to different blocks
  - Level converters required when crossing from low to high  $V_{\rm DD}$  domains



- Dynamic Voltage Scaling
  - Adjust V<sub>DD</sub> and f according to workload



#### Static Power

- ☐ Static power is consumed even when chip is not switching.
  - Leakage draws power from nominally OFF devices
  - Leakage power was of concern primarily during sleep mode and it was negligible compared to dynamic power.
  - In nanometer processes with low threshold voltages and thin gate oxides, leakage can account for as much as a third of total active power.

#### Static Power Sources

- ☐Static power arises from
  - Subthreshold leakage
  - Gate leakage
  - Junction leakage
  - Contention current


Static power: 
$$P_{\text{static}} = (I_{\text{sub}} + I_{\text{gate}} + I_{\text{junct}} + I_{\text{contention}})V_{\text{DD}}$$

# Leakage Sources

- Subthreshold conduction
  - Transistors can't abruptly turn ON or OFF
  - Dominant source in contemporary transistors
- Gate leakage
  - Tunneling through ultrathin gate dielectric
- ☐ Junction leakage
  - Reverse-biased PN junction diode current

# Leakage

- ☐ What about current in cutoff?
  - Current doesn't go to 0 in cutoff




# Subthreshold Leakage

Subthreshold leakage exponential with  $V_{as}$ 

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_{t0} + \eta V_{ds} - k_{y} V_{sb}}{n v_{T}}} \left( 1 - e^{\frac{-V_{ds}}{v_{T}}} \right)$$

- n is process dependent
  - typically 1.3-1.7
- Rewrite relative to I<sub>off</sub> on log scale




$$I_{ds} = I_{\text{off}} 10^{\frac{V_{gs} + \eta \left(V_{ds} - V_{dd}\right) - k\gamma V_{sb}}{S}} \left(1 - e^{\frac{-V_{ds}}{v_t}}\right) \qquad S = \left\lceil \frac{d \left(\log_{10} I_{ds}\right)}{dV_{gs}}\right\rceil^{-1} = nv_T \ln 10$$

$$S = \left[ \frac{d \left( \log_{10} I_{ds} \right)}{dV_{gs}} \right]^{-1} = n v_T \ln 10$$

- $S \approx 100 \text{ mV/decade } @ \text{ room temperature}$
- DIBL Drain Induced Barrier Lowering, GIDL Gate-Induced Drain Leakage


#### **Drain Induced Barrier Lowering**

- $\Box$  V<sub>ds</sub> creates an electric field that affects the threshold voltage V<sub>t</sub> = V<sub>to</sub> ηV<sub>ds</sub>, η is DIBL coefficient, typical value is 0.1.
- $\Box$  DIBL causes  $I_{ds}$  to increase with  $V_{ds}$  in saturation.



#### Gate-Induced Drain Leakage

- Occurs at overlap between gate and drain
  - Most pronounced when drain is at  $V_{\text{DD}}$ , gate is at a negative voltage
  - Thwarts efforts to reduce subthreshold leakage using a negative gate voltage



### Subthreshold Leakage

 $\Box$  For  $V_{ds} > 50 \text{ mV}$ 

$$I_{sub} \approx I_{off} 10^{\frac{V_{gs} + \eta(V_{ds} - V_{DD}) - k_{y}V_{sb}}{S}}$$

 $\Box$   $I_{off}$  = leakage at  $V_{gs}$  = 0,  $V_{ds}$  =  $V_{DD}$ 

Typical values in 65 nm

$$I_{off} = 100 \text{ nA/}\mu\text{m} @ V_{t} = 0.3 \text{ V}$$

$$I_{off} = 10 \text{ nA/}\mu\text{m}$$
 @  $V_t = 0.4 \text{ V}$ 

$$I_{off} = 1 \text{ nA/}\mu\text{m}$$
 @  $V_t = 0.5 \text{ V}$ 

$$\eta = 0.1$$

$$k_{y} = 0.1$$

S = 100 mV/decade

# Leakage Control

- Leakage and delay trade off
  - Aim for low leakage in sleep and low delay in active mode
- ☐ To reduce leakage:
  - Increase V₁: multiple V₁
    - Use low V<sub>t</sub> only in critical circuits
  - Increase V<sub>s</sub>: stack effect
    - Input vector control in sleep
  - Decrease V<sub>b</sub>
    - Reverse body bias in sleep
    - Or forward body bias in active mode


#### Stack Effect

- Series OFF transistors have less leakage
  - $-V_x > 0$ , so N2 has negative  $V_{as}$

$$I_{sub} = I_{off} \underbrace{10^{\frac{\eta(V_x - V_{DD})}{S}}}_{N1} = I_{off} \underbrace{10^{\frac{-V_x + \eta((V_{DD} - V_x) - V_{DD}) - k_y V_x}{S}}}_{N2}$$

$$V_{x} = \frac{\eta V_{DD}}{1 + 2\eta + k_{y}}$$


$$I_{sub} = I_{off} 10^{\frac{-\eta V_{DD} \left(\frac{1+\eta+k_{y}}{1+2\eta+k_{y}}\right)}{S}} \approx I_{off} 10^{\frac{-\eta V_{DD}}{S}}$$



- Leakage through 2-stack reduces ~10x
- Leakage through 3-stack reduces further

# Junction Leakage

- ☐ Reverse-biased p-n junctions have some leakage
  - Ordinary diode leakage
  - Band-to-band tunneling (BTBT)
  - Gate-induced drain leakage (GIDL)



# Diode Leakage

☐ Reverse-biased p-n junctions have some leakage

$$I_D = I_S \left( e^{\frac{V_D}{V_T}} - 1 \right)$$

- $\Box$  At any significant negative diode voltage,  $I_D = -I_s$
- $\Box$  I<sub>s</sub> depends on doping levels
  - And area and perimeter of diffusion regions
  - Typically  $< 1 \text{ fA/}\mu\text{m}^2 \text{ (negligible)}$

### **Band-to-Band Tunneling**

- ☐ Tunneling across heavily doped p-n junctions
  - Especially sidewall between drain & channel
     when halo doping is used to increase V<sub>t</sub>
- Increases junction leakage to significant levels

$$I_{BTBT} = WX_j A \frac{E_j}{E_g^{0.5}} V_{dd} e^{-B \frac{E_g^{1.5}}{E_j}}$$

$$E_j = \sqrt{\frac{2qN_{balo}N_{sd}}{\varepsilon(N_{balo} + N_{sd})}} \left(V_{DD} + v_T \ln \frac{N_{balo}N_{sd}}{n_i^2}\right)$$

- X<sub>j</sub>: sidewall junction depth
- E<sub>g</sub>: bandgap voltage
- A, B: tech constants

### Junction Leakage

- ☐ From reverse-biased p-n junctions
  - Between diffusion and substrate or well
- Ordinary diode leakage is negligible
- Band-to-band tunneling (BTBT) can be significant
  - Especially in high-V<sub>t</sub> transistors where other leakage is small
  - Worst at  $V_{db} = V_{DD}$
- ☐ Gate-induced drain leakage (GIDL) exacerbates
  - Worst for  $V_{gd} = -V_{DD}$  (or more negative)

# Gate Leakage

- Carriers tunnel thorough very thin gate oxides
- $\Box$  Exponentially sensitive to  $t_{ox}$  and  $V_{DD}$


$$I_{\text{gate}} = W\!A\!\!\left(\frac{V_{D\!D}}{t_{\text{ox}}}\right)^{\!2} \mathrm{e}^{-B\frac{t_{\text{ox}}}{V_{D\!D}}}$$



- Greater for electrons
  - So nMOS gates leak more







### Gate Leakage


- $\Box$  Extremely strong function of  $t_{ox}$  and  $V_{gs}$ 
  - Negligible for older processes
  - Approaches subthreshold leakage at 65 nm and below in some processes
- ☐ An order of magnitude less for pMOS than nMOS
- $\Box$  Control leakage in the process using  $t_{ox} > 10.5 \text{ Å}$ 
  - High-k gate dielectrics help
  - Some processes provide multiple t<sub>ox</sub>
    - e.g. thicker oxide for 3.3 V I/O transistors
- $\Box$  Control leakage in circuits by limiting  $V_{DD}$

# NAND3 Leakage Example

☐ 100 nm process

$$I_{gn} = 6.3 \text{ nA}$$
  $I_{gp} = 0$ 

$$I_{offn} = 5.63 \text{ nA}$$
  $I_{offn} = 9.3 \text{ nA}$ 



Input State (ABC)	I <sub>sub</sub>	l <sub>gate</sub>	l <sub>total</sub>	V <sub>x</sub>	V <sub>z</sub>
000	0.4	0	0.4	stack effect	stack effect
001	0.7	0	0.7	stack effect	$V_{DD} - V_{t}$
010	0.7	1.3	2.0	intermediate	intermediate
011	3.8	0	3.8	$V_{DD} - V_{t}$	$V_{DD} - V_{t}$
100	0.7	6.3	7.0	0	stack effect
101	3.8	6.3	10.1	0	$V_{DD} - V_{t}$
110	5.6	12.6	18.2	0	0
111	28	18.9	46.9	0	0

Data from [Lee03]

#### **Contention Current**

- ☐ Static CMOS Circuits have no contention current
- ☐ However, pseudo nMOS gates experience contention between the nMOS pulldown and the always-on pMOS pull-ups, when the output is 0.
- Current mode logic and many analog circuits also draw static current
- ☐ Such circuits should be turned off in sleep mode by disabling the pull-ups or current source.

#### Static Power Estimation

- Static power estimation is done by estimating the total width of transistors that are leaking, multiplying by the leakage current per width and multiplying by the fraction of transistors that are in their leaky state (usually one-half)
- Add the contention current if applicable
- The static power is the supply voltage times the static current

# Static Power Example

- Revisit power estimation for 1 billion transistor chip
- Estimate static power consumption
  - Subthreshold leakage
    - Normal  $V_t$ : 100 nA/ $\mu$ m
    - High V<sub>t</sub>: 10 nA/μm
    - High Vt used in all memories and in 95% of logic gates
  - Gate leakage 5 nA/μm
  - Junction leakage negligible

#### Solution

$$W_{\text{normal-V}_{t}} = (50 \times 10^{6})(12\lambda)(0.025\mu\text{m}/\lambda)(0.05) = 0.75 \times 10^{6} \mu\text{m}$$

$$W_{\text{high-V}_{t}} = [(50 \times 10^{6})(12\lambda)(0.95) + (950 \times 10^{6})(4\lambda)](0.025\mu\text{m}/\lambda) = 109.25 \times 10^{6} \mu\text{m}$$

$$I_{\text{sub}} = [W_{\text{normal-V}_{t}} \times 100 \text{ nA/}\mu\text{m} + W_{\text{high-V}_{t}} \times 10 \text{ nA/}\mu\text{m}]/2 = 584 \text{ mA}$$


$$I_{\text{gate}} = [(W_{\text{normal-V}_{t}} + W_{\text{high-V}_{t}}) \times 5 \text{ nA/}\mu\text{m}]/2 = 275 \text{ mA}$$

$$P_{\text{static}} = (584 \text{ mA} + 275 \text{ mA})(1.0 \text{ V}) = 859 \text{ mW}$$

### **Power Gating**

- Turn OFF power to blocks when they are idle to save leakage

  Header Switch Transistors
  - Use virtual  $V_{DD}$  ( $V_{DDV}$ )
  - Gate outputs to prevent invalid logic levels to next block



- - Size the transistor wide enough to minimize impact
- Switching wide sleep transistor costs dynamic power
  - Only justified when circuit sleeps long enough